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Abstract—Negative biasing of the gate voltage in a scaled 
insulated gate bipolar transistor (IGBT) during the off-state 
was modeled and found to be effective against self-turn-on 
failures. The required self-turn-on-free criteria were verified 
experimentally. 
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I. INTRODUCTION 
This paper reports the modeling and demonstration of a 
self-turn-on-free 5V gate drive (VGE_th = 1.7 V) for a 1200V 
scaled insulated gate bipolar transistor (IGBT), in which the 
MOS gate shielding layer prevents self-turn-on failures [1–3]. 
Since 2011, new IGBTs with a scaling (miniaturizing) factor 
of k = 3 have been proposed and fabricated [4–6]. The scaled 
IGBT features a high conduction current capability and a low 
gate drive voltage of 5V. A low gate drive voltage 
dramatically reduces the gate drive power in proportion to 
the square of the voltage swing; that is, by a factor of k2. 
However, it has the disadvantage of self-turn-on failures due 
to switching noise, especially when driven at high dVCE/dt [7, 
8], because of the low gate threshold voltage. In this paper, 
we first analyze the gate shielding mechanism and propose 
gate voltage model for the planer gate IGBT. Then we 
demonstrate a shielding mechanism and present the criteria 
for a scaled trench gate IGBT that is free from self-turn-on 
failures. 
II. ANALYSIS OF THE MOS GATE SHIELDING 
MECHANISM 
Off-state negative gate biasing has been employed for 
IGBT gate drives because it was believed that the negative 
voltage adds a margin to the gate threshold voltage, and thus 
 
Fig. 1. TCAD simulation of a planar gate IGBT with a  negative bias 
voltage and the electrostatic potential distribution in the 
device. 
 
Fig. 2. Schematic view of parasitic capacitance in a planar IGBT 
with/without a gate shielding layer. 
 
 
 
Fig. 3. TCAD simulation of CGC and CGE in a planar gate IGBT. 
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reduces the self turn-on risk. Recently, it has been reported 
that a negative gate bias induces a shielding (hole inversion) 
layer beneath the MOS gate, so that the electric field when 
driven at high dVCE/dt is completely terminated to the 
source/emitter voltage, and thus the MOS device is strongly 
protected from self-turn-on failures. However, the physics-
based mechanism has not been explained or modeled. 
A gate shielding layer appears with a negative gate bias 
at a low VCE. This layer is removed at a high VCE with the 
increase in the electric field in the N-base (N-drift) surface 
ESi, and this was confirmed TCAD simulation (Fig. 1). The 
layer appears when the initial(VCE=0V) shielding layer 
charge Qshield is larger than the charge from VCE. The 
shielding layer changes CGC, CGE and CCE. CGC changes in a 
part of CCE and CGE appears  between the MOS gate and the 
N-base (N-drift) surface. As a result, CGC becomes very 
small and CCE and CGE become large (Figs. 2 and 3). We 
used TCAD to simulate the waveforms at a very high 
dVCE/dt for an IGBT driven at 10kV/us in the off-state (Fig. 
4). Applying a negative gate bias of –1V dramatically 
reduced the self-turn-on current.   
III. GATE VOLTAGE MODEL IN THE OFF-STATE 
Gate voltage was modeled based on the shielding layer 
mechanism. When a shielding layer exists, VGE can be 
expressed by the following equation, because CGE is 
completely shielded by the shielding layer. 
 
   (        𝜖       )   𝑏 𝑎   (1) 
where           𝜖𝑜𝑥 𝑜𝑥  𝜖𝑜𝑥
𝑉𝑏𝑖𝑎𝑠
𝑡𝑜𝑥
 
 
When no shielding layer exists (Fig. 5), VGE is expressed 
by the following equation, because CGC and CGE are 
connected in series between the collector and emitter 
terminals via the gate terminal. 
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𝑉𝐶𝐸
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The VGE calculated from the analytical model was 
compared with the VGE from the TCAD simulation. The 
values for VGE were in close agreement, confirming the 
accuracy of the analytical model (Fig. 6). 
IV. SELF-TURN-ON-FREE CRITERIA FOR THE SCALED 
IGBT 
The self-turn-on-free criteria for a scaled 1200V IGBT 
were confirmed experimentally. An IGBT with a gate drive 
voltage of 5V (k = 3) was used as the DUT because we 
assumed that a low VGE_th of 1.7 V would facilitate self-turn-
on failures (Fig. 7). Measurement of CGC and CGE confirmed 
the appearance and disappearance of the gate shielding layer 
(Fig. 8). CGC decreased on applying a negative bias voltage 
 
Fig. 4. TCAD simulation of the collector voltage and current 
waveforms during the off-state under high dVCE/dt conditions 
for a planar gate IGBT. 
 
Fig. 5. Schematic of VGE model of Eq. (2) and the electric field as a 
function of VCE (Esi = Esi_J,  = 0.8). 
 
 
Fig. 6. Off-state VGE calculated using the proposed model compared 
with the TCAD simulation results. 
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with a low VCE. Conversely, CGE increased on applying a 
negative bias voltage. The characteristics agreed with those 
from the TCAD simulation analysis (Fig. 3). The value of 
VGE was obtained from CGC and CGE using the following 
equation. 
 
     𝑏 𝑎 +
∫  𝐺𝐶 𝑉𝐶𝐸
𝑉𝐶𝐸
0
 𝐺𝐸
     (3) 
  
The results of the TCAD simulation and the model 
generally agreed well (Figs. 6 and 9). The required Vbias of –
1V was expected from Eq. 3. 
We confirmed experimentally that the scaled IGBT 
operated free from self-turn-on-failures in a single pulse test. 
The gate resistance of the switching IGBT was 0W for a high 
dVCE/dt of 25kV/s (Fig. 10). Even under high impedance 
gate circuit conditions (LG = 400nH and RG up to 1kW), no 
self-turn-on failures occurred when applying a negative gate 
bias of –2V or below (Fig. 11). The difference from the 
expected value of Vbias is assumed to be due to the short 
expansion of the depression layer with the high dVCE/dt. 
We also tried self-turn-on-free driving with no Vbias to 
simplify the gate drive circuit. With LG as low as 10nH, self-
turn-on-free operation was established without a negative 
gate bias (Fig. 12). Thanks to the low impedance of the gate 
circuit, the charge on CGC quickly discharged  to the emitter 
terminal.   
V. CONCLUSION 
We found by modeling and by experiment that a 
negatively biased gate voltage was effective against self-
turn-on failures. Simple yet accurate model equations were 
proposed and the results showed good agreement with the 
TCAD simulation. The model can be easily implemented in 
a SPICE device model (see Appendix), and the parameters 
can be easily extracted from measurement and the N-base 
structure. The self-turn-on-free criteria we obtained by 
experiment demonstrated that completely self-turn-on-free 
operation is possible with a negative Vbias even for a 1200V 
scaled IGBT with the gate driven at 5V. The practicality of a 
gate drive voltage at a CMOS logic level of 5 V shows the 
possibility of new functionality for gate drives using digital 
IoT/AI technology [9]. 
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Fig. 7. Scaled IGBT and the fabricated 5V gate driving trench gate 
IGBT chip. 
 
 
 
 
Fig. 8. Measured CGC and CGE for the 5V gate trench gate IGBT chip 
(CGC was calibrated assuming that CGC was 0F at Vbias = –5V). 
 
 
 
 
Fig. 9. Expected VGE for the 5V gate driving IGBT chip from the 
measured CGC and CGE (Fig. 8). 
 
 
Fig. 10. Test circuit for self-turn-on-free driving (Inductive load and 
single pulse switching). 
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APPENDIX 
We propose a configuration for the capacitances in the 
device for a SPICE device model (Fig. 13). The appearance 
and disappearance of the shielding layer is at the border of 
the capacitance value. The required Vbias is expressed by the 
following equation. 
 
  𝑞𝑢   𝑑  𝑏 𝑎  
𝜖𝑠𝑖 𝑠𝑖𝑡𝑜𝑥
𝜖𝑜𝑥
 
𝜖𝑠𝑖 𝑠𝑖𝐴
 𝐺𝐸_𝑚𝑎𝑥− 𝐺𝐸_𝑐𝑜𝑛𝑣
     (4)  
 
This SPICE model is applicable to all MOS gate devices.
 
 
Fig. 11. Absolute criterion for self-turn-on-free driving for 1200V 
scaled trench gate IGBT and the waveforms. 
 
 
 
 
Fig. 12. Criteria for a low gate impedance for self-turn-on-free 
driving of a 1200V trench gate scaled IGBT and the 
waveforms. 
 
 
Fig. 13. Capacitance parameters for the SPICE device model from 
the gate shielding layer for MOS gate devices. 
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